



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/083,684	02/27/2002	Tomonari Yamamoto	020254	1544
38834	7590	05/06/2004	EXAMINER	
WESTERMAN, HATTORI, DANIELS & ADRIAN, LLP 1250 CONNECTICUT AVENUE, NW SUITE 700 WASHINGTON, DC 20036			ERDEM, FAZLI	
			ART UNIT	PAPER NUMBER
			2826	

DATE MAILED: 05/06/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/083,684

Applicant(s)

YAMAMOTO, TOMONARI

Examiner

Fazli Erdem

Art Unit

2826

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 02/06/2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-30 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 27-30 is/are allowed.
- 6) ☒ Claim(s) 1-13, 15-18, 20-23, 25 and 26 is/are rejected.
- 7) ☒ Claim(s) 14, 19 and 24 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

Allowable Subject Matter

1. Claims 27-30 allowed.
2. Claims 14, 19, and 24 objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1, 2, 13, 15, and 16 rejected under 35 U.S.C. 103(a) as being unpatentable over Nishimura et al. (5,736,438) in view of Yamazaki et al. (5,824,574) further in view of Kawaguchi (6,245,622) further in view of Yu (6,391,695).

Regarding Claims 1, 2, 13, 15, and 16 Nishimura et al. disclose a field effect thin-film transistor and method of manufacturing the same as well as semiconductor device provided with the same where a field effect transistor formed on an insulator includes an active layer and a gate electrode. Gate electrode is formed on a channel region of the active layer with a gate insulating film therebetween. The active layer is formed of a channel region and source/drain regions. The channel region is formed of a monocrystal silicon layer and does not include a grain boundary. The source/drain regions are formed of a polysilicon layer. Nishimura et al. fail to disclose the required method of laser irradiation, impurity introduction, and impurities in the amorphous

Art Unit: 2826

region. However, Yamazaki et al. disclose a semiconductor material, a semiconductor device using the same, and a manufacturing method thereof where the required laser irradiation method is shown. Furthermore, Kawaguchi et al. disclose a method for fabricating semiconductor integrated circuit device including step of forming self-aligned metal silicide film where the required method of impurity introduction is disclosed. Yu discloses a double-gate transistor formed in a thermal process where the required impurities in the amorphous region are disclosed.

It would have been obvious to one of having ordinary skill in the art at the time the invention was made to include the required method of laser irradiation, the required method of impurity introduction and impurities in the amorphous region in Nishimura et al. as taught by Yamazaki et al., Kawaguchi and Yu in order to make a semiconductor device with higher performance.

4. Claims 3-8 rejected under 35 U.S.C. 103(a) as being unpatentable over Nishimura et al. (5,736,438) in view of Yamazaki et al. (5,824,574) further in view of Kawaguchi (6,245,622) further in view of Talwar et al. (5,908,307) further in view of further in view of Yu (6,391,695) Noda et al. (6,432,802)

Regarding Claims 3-8, Nishimura et al. disclose a field effect thin-film transistor and method of manufacturing the same as well as semiconductor device provided with the same where a field effect transistor formed on an insulator includes an active layer and a gate electrode. Gate electrode is formed on a channel region of the active layer with a gate insulating film therebetween. The active layer is formed of a channel region and source/drain regions. The channel region is formed of a monocrystal silicon layer and does not include a grain boundary.

Art Unit: 2826

The source/drain regions are formed of a polysilicon layer. Nishimura et al. fail to disclose the required method of laser irradiation, impurity introduction, impurities in the amorphous region junction/wall fabrication, and shallow/deep junction fabrication. However, Yamazaki et al. disclose a semiconductor material, a semiconductor device using the same, and a manufacturing method thereof where the required laser irradiation method is shown. Furthermore, Kawaguchi et al. disclose a method for fabricating semiconductor integrated circuit device including step of forming self-aligned metal silicide film where the required method of impurity introduction is disclosed. Talwar et al. disclose a fabrication method for reduced-dimension FET devices where the required method of junction/wall fabrication is disclosed. Yu discloses a double-gate transistor formed in a thermal process where the required impurities in the amorphous region are disclosed. Onoda et al. disclose a method for fabricating semiconductor device where the required method of shallow/deep junction fabrication is disclosed.

It would have been obvious to one of having ordinary skill in the art at the time the invention was made to include the required method of laser irradiation, required method of impurity introduction, impurities in the amorphous region, junction/wall fabrication, and shallow/deep junction fabrication in Nishimura et al. as taught by Yamazaki et al., and Kawaguchi, Talwar et al, Yu and Noda et al. in order to make a semiconductor device with higher performance.

5. Claims 9-12 rejected under 35 U.S.C. 103(a) as being unpatentable over Nishimura et al. (5,736,438) in view of Yamazaki et al. (5,824,574) further in view of Kawaguchi (6,245,622) further in view of Yu (6,391,695) further in view of Yoshimi et al. (5,698,869).

Regarding Claims 9-12, Nishimura et al. disclose a field effect thin-film transistor and method of manufacturing the same as well as semiconductor device provided with the same where a field effect transistor formed on an insulator includes an active layer and a gate electrode. Gate electrode is formed on a channel region of the active layer with a gate insulating film therebetween. The active layer is formed of a channel region and source/drain regions. The channel region is formed of a monocrystal silicon layer and does not include a grain boundary. The source/drain regions are formed of a polysilicon layer. Nishimura et al. fail to disclose the required method of laser irradiation, impurity introduction, impurities in the amorphous region, and junction/wall fabrication. However, Yamazaki et al. disclose a semiconductor material, a semiconductor device using the same, and a manufacturing method thereof where the required laser irradiation method is shown. Furthermore, Kawaguchi et al. disclose a method for fabricating semiconductor integrated circuit device including step of forming self-aligned metal silicide film where the required method of impurity introduction is disclosed. Yu discloses a double-gate transistor formed in a thermal process where the required impurities in the amorphous region are disclosed. Yoshimi et al. disclose an insulated-gate transistor having narrow-bandgap source where the required junction/wall fabrication is disclosed.

It would have been obvious to one of having ordinary skill in the art at the time the invention was made to include the required method of laser irradiation, the required method of impurity introduction, impurities in the amorphous region and the junction/wall fabrication in Nishimura et al. as taught by Yamazaki et al., Kawaguchi, Yu, and Yoshimi et al. in order to make a semiconductor device with higher performance.

Art Unit: 2826

6. Claims 18, 20, 21, 22, 23, 25 and 26 rejected under 35 U.S.C. 103(a) as being unpatentable over Nishimura et al. (5,736,438) in view of Shimizu et al. (6,017,781) further in view of Yu (6,391,695) further in view of Nakajima et al. (5,712,191) further in view of Yoshimi et al. (5,698,869) further in view of Noda et al. (6,432,802).

Regarding Claims 18, 20, 21, 22, 23, 25, and 26 Nishimura et al. disclose a field effect thin-film transistor and method of manufacturing the same as well as semiconductor device provided with the same where a field effect transistor formed on an insulator includes an active layer and a gate electrode. Gate electrode is formed on a channel region of the active layer with a gate insulating film therebetween. The active layer is formed of a channel region and source/drain regions. The channel region is formed of a monocrystal silicon layer and does not include a grain boundary. The source/drain regions are formed of a polysilicon layer. Nishimura et al. fail to disclose the required method of impurity introduction, impurities in the amorphous region, laser irradiation, junction/wall fabrication, and shallow/deep junction fabrication. However, Shimizu et al. disclose a method of making a thin film transistor where the required method of impurity introduction is disclosed. Yu discloses a double-gate transistor formed in a thermal process where the required impurities in the amorphous region are disclosed. Furthermore, Nakajima et al. disclose a method for producing semiconductor device where the required laser irradiation is disclosed. Yoshimi et al. disclose an insulated-gate transistor having narrow bandgap source where the required junction/wall fabrication method is disclosed. Noda et al. disclose a method for fabricating semiconductor device where the required shallow/deep junction fabrication is disclosed.

Art Unit: 2826

It would have been obvious to one of having ordinary skill in the art at the time the invention was made to include the required method of impurity introduction, impurities in the amorphous region, laser irradiation, junction/wall fabrication, and shallow/deep junction fabrication in Nishimura et al. as taught by Shimizu, Yu, Nakajima et al., Yoshimi et al., and Noda et al. respectively in order to make a semiconductor device with higher performance.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Fazli Erdem whose telephone number is (571)272-1914. The examiner can normally be reached on M - F 8:00 - 5:00.

Art Unit: 2826

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn can be reached on (571) 272-1915. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

FE
May 3, 2004

NATHAN J. FLYNN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800